

IN THE CLAIMS

What is claimed is:

1 1. An apparatus comprising:
2 a decoder configured to decode control signals of a first set of control
3 signal formats, and
4 a circuit coupled to the decoder, the circuit in response to at least one
5 decoded control signal to convert between a first plurality of numbers in an
6 integer format stored in a first packed register of a first set of architectural
7 registers and a second plurality of numbers in a floating-point format stored in a
8 second packed register of a second set of architectural registers.

1 2. The apparatus of claim 1, wherein the second plurality of numbers
2 is equal in count to the first plurality of numbers.

1 3. The apparatus of claim 1, wherein the set of control signal formats
2 permits control signals to convert the second plurality of numbers in a packed
3 floating point format to the first plurality of numbers in a packed doubleword
4 integer data format.

1 4. The apparatus of claim 3, wherein a difference of numbers between
2 the second plurality and the first plurality are set to zeroes in a packed
3 doubleword integer data format.

1 5. The apparatus of claim 3, wherein the set of control signal formats
2 permits control signals to identify the first plurality of numbers as two numbers

3 in the first set of architectural registers each of the first set of architectural
4 registers having 64-bits of storage capacity.

1 6. The apparatus of claim 3, wherein the set of control signal formats
2 permits control signals to identify the floating point format as a 64-bit double-
3 precision floating point format.

1 7. The apparatus of claim 1, wherein the set of control signal formats
2 permits control signals to convert the first plurality of numbers in a packed
3 integer format to the second plurality of numbers in a packed floating point data
4 format.

1 8. The apparatus of claim 7, wherein a difference count of numbers
2 between the second plurality and the first plurality are not converted to a
3 floating point data format.

1 9. An apparatus comprising:
2 a first storage area to store packed data, the first storage area representing
3 a register in a first set of architectural registers;
4 a second storage area to store packed data, the second storage area
5 representing a register in a second set of architectural registers;
6 a decoder to decode control signals of a first set of control signal formats;
7 and
8 conversion logic to convert between a first plurality of numbers in an
9 integer format stored in the first storage area and a second plurality of numbers

10 in a floating-point format stored in the second storage area responsive to the
11 decoding of a control signal of the first set of control signal formats.

1 10. The apparatus of claim 9, wherein the conversion logic comprises
2 an integrated circuit.

1 11. The apparatus of claim 9, wherein the conversion logic comprises a
2 combination of an integrated circuit and a sequence of machine executable
3 emulation instructions.

1 12. The apparatus of claim 11, wherein the first set of control signal
2 formats the decoder is to decode comprise Intel-Architecture control signal
3 formats having three or more bytes, a first byte and a second byte of the three
4 bytes permitting an operation code to specify a conversion operation for
5 converting numbers between a set of packed integer data formats and a set of
6 packed floating point data formats.

1 13. A processor comprising:
2 a first register belonging to a first set of architectural registers;
3 a second register belonging to a second set of architectural registers;
4 a decoder to decode instructions; and
5 a floating point arithmetic circuit coupled to the decoder, the floating
6 point arithmetic circuit in response to at least one first decoded instruction
7 configurable to,
8 access a first plurality of numbers in a packed floating point format in the
9 first register;

10 convert the first plurality of numbers to a second plurality of numbers in
11 an integer format; and
12 store the second plurality of numbers in a packed integer format in the
13 second register.

1 14. The processor of claim 13, wherein the floating point arithmetic
2 circuit in response to at least one second decoded instruction being configurable
3 to,
4 access a first one of the first plurality of numbers in the packed floating
5 point format in the first register;
6 convert the first one of the first plurality of numbers to a second number
7 in an integer format; and
8 store the second number in a packed integer format in the second register.

1 15. The processor of claim 13, wherein the floating point arithmetic
2 circuit in response to at least one second decoded instruction being configurable
3 to,
4 access a third plurality of numbers in a packed integer format in the
5 second register;
6 convert the third plurality of numbers to a fourth plurality of numbers in
7 a floating point format; and
8 store the fourth plurality of numbers in a packed floating point format in
9 the first register.

1 16. The processor of claim 15, wherein the floating point arithmetic
2 circuit in response to at least one third decoded instruction being configurable to,

access a first one of the third plurality of numbers in the packed integer
format in the second register;
convert the first one of the third plurality of numbers to a second number
in a floating point format; and
store the second number in a packed floating point format in the first
register.

17. A computer system comprising:
a memory to store a packed conversion instruction of a first set of control
signal formats permitting a first source address and a second destination
address, the packed conversion instruction being of a set of packed conversion
instructions to convert between a set of packed floating point data formats and a
set of packed integer data formats;
a storage device to store a software installation, the software installation
configured to supply the packed conversion instruction to the memory for
execution;
a processor to receive and decode the packed conversion instruction from
the memory, the processor including:
a first storage location corresponding to the first source address to store a
first packed data having a first plurality of packed data elements including a first
data element of a first data format,
a second storage location corresponding to the second destination address
to store a second packed data having a second plurality of packed data elements
including a second data element of second data format, and
conversion logic to receive the first packed data from the first storage

19 location and to convert the first data element to the second data element and to
20 store the second data element in the second storage location.

1 18. The computer system of claim 17, wherein the conversion logic
2 comprises an integrated circuit.

1 19. The computer system of claim 17, wherein the first set of control
2 signal formats comprise Intel-Architecture control signal formats having three or
3 more bytes, a first byte and a second byte of the three bytes permitting an
4 operation code to specify a conversion operation for converting numbers
5 between a set of packed integer data formats and a set of packed floating point
6 data formats.

1 20. The computer system of claim 19, wherein the conversion logic
2 comprises a combination of an integrated circuit and a sequence of machine
3 executable emulation instructions.

1 21. The computer system of claim 19, wherein the set of packed
2 conversion instructions includes an instruction (CVTPD2PI) to convert data of a
3 packed double-precision floating-point data format to data of a packed
4 doubleword integer data format.

1 22. The computer system of claim 19, wherein the set of packed
2 conversion instructions includes an instruction (CVTPI2PD) to convert data of a
3 packed doubleword integer data format to data of a packed double-precision
4 floating-point data format.

1 23. The computer system of claim 19, wherein the set of packed
 2 conversion instructions includes an instruction (CVTTPD2PI) to convert data of a
 3 packed double-precision floating-point data format to data of a packed
 4 doubleword integer data format using truncation when a result element exceeds
 5 the maximum signed doubleword integer value.

1 24. The computer system of claim 19, wherein the set of packed
 2 conversion instructions includes an instruction (CVTPD2DQ) to convert data of a
 3 packed double-precision floating-point data format to data of a packed
 4 doubleword integer data format.

1 25. The computer system of claim 19, wherein the set of packed
 2 conversion instructions includes an instruction (CVTDQ2PD) to convert data of a
 3 packed doubleword integer data format to data of a packed double-precision
 4 floating-point data format.

1 26. The computer system of claim 19, wherein the set of packed
 2 conversion instructions includes an instruction (CVTTPD2DQ) to convert data of
 3 a packed double-precision floating-point data format to data of a packed
 4 doubleword integer data format using truncation when a result element exceeds
 5 the maximum signed doubleword integer value.

1 27. The computer system of Claim 18, wherein the conversion logic
 2 comprises;
 3 a right shifter to receive a number in a floating point format and to

4 accommodate a shift beyond a data path width required by a floating point
5 arithmetic operation.

1 28. The computer system of Claim 27, wherein the floating point
2 format is a double precision format.

1 29. The computer system of Claim 18, the conversion logic further
2 comprising a left shifter to receives a number in the integer format, to
3 accommodate a shift beyond the data path width required by a floating point
4 arithmetic operation.

1 30. The computer system of Claim 29, wherein the integer format is a
2 64-bit signed integer format.

0978385-034401
T04T20 528E9260